BRK1900 Breakout Board

The BRK1900 is a complete reference platform for the ECM1900 Edge Compute Module™ providing multiple interfaces to various connections on the ECM1900 such as DC power input, 6x SYZYGY connectors, QSFP receptacles, a SATA connector, JTAG, ethernet PHY, USB PHY, and a programmable clock oscillator. Three additional 2mm headers provide connections to the remaining FPGA and CPU I/O pins for general purpose application.
Functional Block Diagram

Powering the BRK1900
The BRK1900B requires a clean, filtered, DC supply within the range of 6 V to 15 V. This supply may be delivered in one of two ways:
- 6-pin Mini-Fin connector – Pins 1, 2, and 3 are tied to the input supply net +VDCIN. Pins 4, 5, and 6 are tied to ground. The total maximum current allowed over this connector is 8 A. The part number is Molex 0455580003. The mating plug part number is Molex 0455590002. Several options for crimping pins are available, including Molex 0039000038. While it is possible to provide power using a commercial PC power supply with compatible pinout, it is recommended to create a custom cable harness for use with an appropriate bench supply.
- DC barrel jack – The jack is part number PJ-102AH from CUI, Inc. It is a standard “canon-style” 2.1mm / 5.5mm jack. The outer ring is connected to DGND. The center pin is connected to +VDCIN.
Please refer to Powering the ECM1900 for information on the ECM1900 power systems.
SYZYGY Compatibility Table (PCB Revision Bxx)
PARAMETER |
PORT A |
PORT B |
PORT C |
PORT D |
PORT E |
PORT F |
---|---|---|---|---|---|---|
Total 5V Supply Current |
2 A |
|||||
Total 3.3V Supply Current |
4 A |
|||||
Port Groups |
Group 1 |
Group 2 |
Group 3 |
Group 4 |
Group 3 |
Group 4 |
Port Type |
Standard |
Standard |
Standard |
Standard |
Transceiver (TXR4) |
Transceiver (TXR4) |
Bank Type |
HD |
HP |
HP |
HP |
GTH + HP |
GTH + HP |
VIO Supply Voltage Range |
1.2 – 3.3 V |
1.2 – 1.8 V |
||||
Total VIO Supply Current |
1 A (VCCO_87_88) |
1 A (VCCO_68) |
1 A Shared (VCCO_67) |
1 A Shared (VCCO_28) |
1 A Shared (VCCO_67) |
1 A Shared (VCCO_28) |
Port Spacing |
Double-Wide Spacing |
Double-Wide Spacing |
Double-Wide Spacing |
|||
I/O per Port |
28 total |
28 total |
28 total |
28 total |
10 total |
10 total |
Length Matching |
2481 – 3416 mils |
2321 – 3402 mils |
2631 – 3870 mils |
1171 – 2346 mils |
Single-Ended: 3791 – 4962 mils 10 mils max within pair |
Single-Ended: 4844 – 5667 mils 10 mils max within pair |
- The I/O on this port do not support differential standards because of limitations on HD banks.
- The C2P and P2C clock pins on these ports do not support differential standards because of limitations on HD banks.
Connectivity
Signal connectivity for the BRK1900 is included in the ECM1900 Pins Reference. Three columns have been added to this reference that refer to the BRK1900:
- BRK1900 – This column indicates the corresponding connector reference designator and pin to which an ECM1900 signal is routed.
- BRK1900 NET – This column provides the corresponding BRK1900 schematic net name.
- BRK1900 SZG – This column provides corresponding SYZYGY port connections.
Schematic and Design Files
The BRK1900 schematics and design files are available in the Downloads section of the Pins website.
Mechanical Drawing
