The SYZYGY Brain-1 is a small FPGA development board featuring the Xilinx Zynq-7000 SoC, 8 Gib (256 M x 32-bit) DDR3 SDRAM, high-efficiency switching power supplies, and multiple SYZYGY Compatible expansion connectors.
Documentation and Reference Materials
The following is a comprehensive list of documentation available for this device.
|Brain-1 User’s Manual||This online documentation space.|
|Brain-1 Pins Reference||The interactive Pins reference for the device provides detailed pinout|
information as well as automated constraint file generation. Export
functionality is provided to PDF, CSV. Constraint files are provided
for UCF, XDC (Xilinx) and QSF, SDF (Altera).
|Brain-1 Aligni PLM||The Aligni PLM reference includes the BOM. Schematics are available on the Attachments|
|Brain-1 SD Image||Brain-1 SD card images can be found on the Brain-1 Aligni attachments tab|
|SYZYGY GitHub Site||Several projects that could be helpful.|
Software, documentation, samples, and related materials are Copyright © 2006-2018 Opal Kelly Incorporated.
Opal Kelly Incorporated
All rights reserved. Unauthorized duplication, in whole or part, of this document by any means except for brief excerpts in published reviews is prohibited without the express written permission of Opal Kelly Incorporated.
Opal Kelly® and FrontPanel® are registered trademarks of Opal Kelly Incorporated. Linux is a registered trademark of Linus Torvalds. Microsoft and Windows are both registered trademarks of Microsoft Corporation. All other trademarks referenced herein are the property of their respective owners and no trademark rights are claimed.