







Design Note: Keep All I/O on VCC00 for consistency.




XEM6010 JTAG (default):  
 + JTAG\_TDI > CPLD\_TDI > CPLD\_TDO > FPGA\_TDI > FPGA\_TDO > JTAG\_TDO  
 + VDD\_JTAG == +3.3VDD

XEM3010 JTAG:  
 + JTAG\_TDI > CPLD\_TDI > CPLD\_TDO > JTAG\_TDO  
 + FPGA\_TDI and FPGA\_TDO disconnected  
 + JTAG continuity is not configured



Design Note: Vcco = 3.3V. It must be >2.8V for U5 to work correctly.



Design Note: SS and RST have a 10k pullup on the M3-F put pulling up on RST to play it safe.

