


SZG-DUALSFP

The DUALSFP peripheral provides a pair of SFP+ sockets to a SYZYGY Transceiver port for use with high-performance serial standards over optical or copper wire connections.



Resources

- [Aligni Reference](#) (username:syzygy-public@opalkelly.com / password:syzygy)
- [SYZYGY Specification](#)

SYZYGY Information

Compatibility Table

Compatibility Parameter	Specification
Port type	SYZYGY Transceiver
Width	Single
5V supply required	No
Nominal 5V supply current	N/A
Nominal 3.3V supply current	360 mA (based on 2x Finisar FTLF8524P2BNV modules)
VIO supply voltage	3.3V
Nominal VIO supply current	< 100mA
Total number of I/O	14



DNA Data

This data is stored in the SYZYGY DNA microcontroller on the SZG-DUALSFP peripheral.

Note that the maximum 3.3V load below is an overestimate due to the variability in power consumption between SFP modules.

DNA Parameter	Data
Max 5V Load	0 mA
Max 3.3V Load	2000 mA
Max VIO Load	10 mA
IS_LVDS	False
IS_DOUBLEWIDE	False
VIO Min	3.3V
VIO Max	3.3V

Pinout

SYZYG (J1)	Connection	Note
5 (RX0p)	SFP1_RDP	
7 (RX0n)	SFP1_RDN	
6 (TX0p)	SFP1_TDP	
8 (TX0n)	SFP1_TDN	
9 (RX1p)	SFP2_RDP	
11 (RX1n)	SFP2_RDN	
10 (TX1p)	SFP2_TDP	
12 (TX1n)	SFP2_TDN	
13 (REFCLKp)	REFCLKP	125 MHz LVDS clock 
15 (REFCLKn)	REFCLKN	125 MHz LVDS clock 
14 (s0)	SFP1_MOD_DEF2	
16 (s1)	SFP1_RATE_SELECT	
17 (s2)	SFP1_TFAULT	
18 (s3)	SFP2_TDIS	
19 (s4)	SFP1_TDIS	
20 (s5)	SFP2_MOD_DEF2	
21 (s6)	SFP1_MOD_DEF1	
22 (s7)	SFP2_MOD_DEF1	
23 (s8)	SFP1_MOD_DEF0	
24 (s9)	SFP2_MOD_DEF0	
25 (s10)	SFP1_LOS	
26 (s11)	SFP2_RATE_SELECT	
27 (s12)	SFP2_TFAULT	
28 (s13)	SFP2_LOS	

Design

The DUALSFP peripheral provides a pair of SFP+ sockets to a SYZYG Transceiver port for use with high-performance serial standards over optical or copper wire connections.

Primary Components

Component	Manufacturer	Manufacturer P/N
Dual SFP Cage	Amphenol	U77-A2114-200T
SFP Receptacle	Amphenol	UE75-A20-6000T

Tested SFP Modules

Manufacturer	Manufacturer P/N	Comment
Finisar	FTLF8524P2BNV	4.25 Gb/s Short-Wavelength SFP Transceiver


Eye Diagrams

Several eye diagrams were taken using Xilinx's iBERT tool to empirically test the quality of the link.

Test conditions and setup:


- Vivado 2017.2
- iBERT version 3.0 (Rev. 15)
- Brain-1 used as the carrier
- Peripheral contained two Finisar FTL8524P2BNV SFP transceivers
- Scans performed at 3.75Gbps

Scan 0 (SFP1 Position - Direct SYZYGY)



Summary	Metrics	Settings
Name: SCAN_0	Open area: 11456	Link settings: N/A
Description: Scan 0	Open UI %: 77.78	Horizontal increment: 8
Started: 2017-Sep-20 14:36:47		Horizontal range: -0.500 UI to 0.500 UI
Ended: 2017-Sep-20 14:36:51		Vertical increment: 8
		Vertical range: 100%

Scan 1 (SFP2 Position - Direct SYZYGY)



Summary	Metrics	Settings
Name: SCAN_1	Open area: 10048	Link settings: N/A
Description: Scan 1	Open UI %: 66.67	Horizontal increment: 8
Started: 2017-Sep-20 14:37:01		Horizontal range: -0.500 UI to 0.500 UI
Ended: 2017-Sep-20 14:37:05		Vertical increment: 8
		Vertical range: 100%