Page tree
Skip to end of metadata
Go to start of metadata

The BRK5305 Breakout Board is a simple reference design intended to mate to the ZEM5305 and provide easy, low-density access to the signals on the high-density mezzanine connectors on the ZEM5305. The BRK5305 also provides necessary power supplies to the ZEM5305 as well as a JTAG header compatible with the Byte Blaster Programmer.

The BRK5305 is not intended as an integration module. We reserve the right to make unannounced changes to the BRK5305. You should not consider the BRK5305 design to be stable for the product lifecycle of your design.

Schematics and Layout

The BRK5305 schematic and layout are available as an Altium Designer project. If you use Altium Designer, you may start with this project as a way to build your own peripheral.

Power Supplies

SupplyVoltageMax CurrentPart NumberType
+1.1VDD1.1 V6 AAltera EN5364QISwitching
+1.2VDD1.2 V1 ATexas Instruments TPS7A7100RGWTLinear
+1.5VDD1.5 V1 ATexas Instruments TPS7A7100RGWTLinear
+2.5VDD2.5 V1 ATexas Instruments TPS7A7100RGWTLinear
+3.3VDD3.3 V1 ATexas Instruments TPS7A7100RGWTLinear

Switches

SW1 controls the regulation voltage of U3, the linear regulator that establishes the DDR3 voltage. This can be used to set the voltage to 1.35 V (as used by DDR3L parts) or 1.5 V (as used on standard DDR3). The memory device on the ZEM5305 will operate at either voltage.

SW2 controls the PWR_EN (power enable) pin on all of the power supplies on the BRK5305. If you switch this to the off position, all supplies will be disabled.

SW3 selects the +VDC input voltage for all supplies on the BRK5305. In the +5VDC position, the power connector is the input source for all supplies. In the +5VUSB position, the USB power from the ZEM5305 USB connector is used as the input source.

I/O Bank Triples

The three I/O bank triples for banks 2, 4, and 5 are selectable with 12 resistors located on the top layer of the PCB. You can selectively remove and populate these resistors to control the VCCIO and VCCPD supplies for the I/O banks. If you need to set a value other than +2.5 V or +3.3 V for VCCIO, you can remove both resistors and apply the voltage externally.

VCCPD4 must remain at +2.5VDD. The host interface may not meet timing when the I/O standard is set to LVCMOS33.

 

  • No labels