Skip to end of metadata
Go to start of metadata

The Micron DDR3 SDRAM is connected exclusively to the 1.5-v I/O on Banks 33 and 34 of the FPGA. The tables below list these connections.

DDR3 PinFPGA Pin

RESET

AA2

CKp

W10

CKn

W9

CKE

AC12

CS

AB12

RAS

AB9

CAS

AC9

WE

AD9

DQS0p

W6

DQS0n

W5

DQS1p

AB1

DQS1n

AC1

DQS2pAA5
DQS2nAB5
DQS3pAF5
DQS3nAF4

DM0

U6

DM1

Y3

DM2AB6
DM3AD4

ODT

AA13

DDR3 PinFPGA Pin

A0

AD8

A1

AC8

A2

AA7

A3

AA8

A4

AF7

A5

AE7

A6

W8

A7

V9

A8

Y10

A9

Y11

A10

Y7

A11

Y8

A12

V7

A13

V8

A14

W11

A15V11

BA0

AA9

BA1

AC7

BA2

AB7

DDR3 PinFPGA PinDDR3 PinFPGA Pin

D0

U7

D16AD6

D1

W3

D17AB4

D2

U5

D18AC6

D3

V4

D19Y6

D4

U2

D20AC3

D5

V6

D21Y5

D6

U1

D22AC4

D7

V3

D23AA4

D8

W1

D24AF3

D9

Y1

D25AF2

D10

Y2

D26AE3

D11

AA3

D27AE2

D12

V1

D28AE6

D13

AC2

D29AE1

D14

V2

D30AE5

D15

AB2

D31AD1

MIG Settings

Kintex-7 devices support external, high-performance memory through the use of the Memory Interface Generator (MIG) provided by Xilinx. MIG produces a custom memory interface core that may be included in your design. These parameters have been used successfully within Opal Kelly but your design needs may require deviations.

All settings are based on MIG 2.3 (Rev. 1) and Vivado 2015.1.

ParameterXEM7360-K160T
Controller TypeDDR3 SDRAM
Clock Period1250ps (800.00MHz)
PHY to Controller Clock Ratio4:1
Vccaux_io2.0V
Memory TypeComponents
Memory PartMT41K512M8XX-125
Memory Voltage1.5V
Data Width32
ECCDisabled
Data MaskEnabled
OrderingNormal
Input Clock Period5000ps (200MHz)
Read Burst Type and LengthSequential - 8
Output Driver Impedance ControlRZQ/6
Controller Chip Select PinEnable
RTT (nominal) - On Die Termination (ODT)RZQ/6
Memory Address MappingBANK | ROW | COLUMN
System ClockDifferential
Reference ClockUse System Clock
System Reset PolarityActive High
Debug Signals for Memory ControllerOff
Internal VrefDisabled
IO Power ReductionOn
XADC InstantiationEnabled
Internal Termination Impedance40 Ohms
DCI CascadeDisabled
sys_clk_p/nAB11/AC11(CC_P/N)
Rtt WR - Dynamic ODTDynamic ODT off
Adaptavist ThemeBuilder EngineAtlassian Confluence