Page tree
Skip to end of metadata
Go to start of metadata

A fixed-frequency, 100 MHz, low-jitter oscillator is included on-board and outputs LVDS to the FPGA.  The Spartan-6 FPGA can produce a wide range of clock frequencies using the on-chip DCM and PLL capabilities. The pin mappings are as follows:

Oscillator Pin

FPGA Pin

LVDS_PY11
LVDS_NAB11

 

  • No labels